



Letter to the Editor

In_{0.75}Ga_{0.25}As channel layers with record mobility exceeding 12,000 cm²/Vs for use in high-κ dielectric NMOSFETs

Ravi Droopad, Karthik Rajagopalan, Jonathan Abrokwah,
Michael Canonico, Matthias Passlack *

Freescale Semiconductor Inc., Tempe, AZ 85284, USA

Received 20 April 2006; received in revised form 23 May 2006; accepted 24 May 2006

The review of this paper was arranged by Prof. A. Zaslavsky

Abstract

In_{0.75}Ga_{0.25}As channel layers with a record mobility exceeding 12,000 cm²/Vs for use in high-κ dielectric NMOSFETs have been fabricated. The device structures which have been grown by molecular beam epitaxy on 3'' semi-insulating InP substrate comprise a 10 nm strained In_{0.75}Ga_{0.25}As channel layer and a high-κ oxide based dielectric layer (κ ≅ 20). Electron mobilities of 12,033 and 7,042 cm²/Vs have been measured for sheet carrier concentrations n_s of 2.5×10^{12} and 6×10^{12} cm⁻², respectively.

© 2006 Published by Elsevier Ltd.

Keywords: MOSFETs; Compound semiconductor; Charge carrier mobility; High-κ dielectrics

1. Introduction

SRC and SEMATECH recently announced plans to initiate a new “Ultimate CMOS Device and Technology Transition Center” related to extending CMOS beyond the 22-nm node of the current International Technology Roadmap for Semiconductors (ITRS). High priority has been assigned to III–V semiconductors as channel material driven by the need to enhance channel transport as well as to reduce power dissipation. Channel electron mobilities of 20,000 cm²/Vs and higher appear to be useful for lowest power consumption. In the past, high-mobility III–V channel materials such as InSb and InAs were used in Schottky-gate quantum well transistors with measured electron mobilities exceeding 30,000 cm²/Vs for a sheet carrier concentration n_s of 10^{12} cm⁻² in InSb channels [1,2]. Electron mobilities of 19,000 cm²/Vs were measured in InAs/AlSb

quantum wells for a high n_s of 8×10^{12} cm⁻² [3]. However, the reported Schottky gate devices operated in depletion (NMOSFET threshold voltage $V_{th} < 0$ V), an operational mode which is of minor interest. On the other hand, enhancement-mode NMOSFETs (threshold voltage $V_{th} > 0$ V) are of particular commercial interest based on their compatibility with present RF and silicon CMOS design approaches.

Recently, the first high-mobility enhancement-mode NMOSFETs using a III–V channel material have been manufactured [4]. The strained In_{0.3}Ga_{0.7}As channel NMOSFETs grown on GaAs substrate operate in enhancement mode ($V_{th} > 0$ V) with electron mobilities of ≅4500 cm²/Vs. A gate oxide technology with low interface state density [5,6] and a new, implant-free device concept [7] are fundamental prerequisites of the enhancement mode NMOSFETs in [4] and the device structures reported in this letter. Note that the implant-free device concept proposed in [7] and implemented in [4] does not utilize surface inversion to achieve enhancement mode and is therefore more suitable for high channel mobility. Further, enhance-

* Corresponding author.

E-mail address: m.passlack@freescale.com (M. Passlack).

ment mode operation is accomplished by using a high workfunction gate metal [4,7].

This letter reports on strained $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ channel layers with even higher electron mobility exceeding $12,000 \text{ cm}^2/\text{Vs}$ for use in high- κ dielectric NMOSFETs. The device layer structure is grown on InP substrate, includes a high- κ dielectric layer ($\kappa \cong 20$), and utilizes design criteria analogous to the layer structure of the enhancement mode NMOSFET on GaAs substrate reported in [4] and [8]. The reported transport properties are measured for ungated structures, i.e. under I_{on} conditions [4,7].

2. Experiment

$\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ channel layers for use in high- κ dielectric NMOSFETs have been grown on 3" semi-insulating (SI) InP substrate by molecular beam epitaxy (MBE) using an ultra-high vacuum (UHV) dual chamber configuration. This configuration allows for the growth of the compound semiconductor epitaxial layers in one chamber and the deposition of the amorphous oxide film in a second chamber without exposing the semiconductor surface to atmosphere. Epitaxial layer growth is preceded by native InP oxide desorption in the presence of an As flux. Subsequent to epitaxial device layer growth, the wafer is cooled in the presence of an As flux and transferred to the oxide chamber via a UHV buffer transfer module. The wafer is then heated to a temperature between $400\text{--}450^\circ\text{C}$, a Ga_2O_3 template layer is deposited and $(\text{Gd}_x\text{Ga}_{1-x})_2\text{O}_3$ deposition is carried out to the target thickness. The resulting layer structure is shown in Fig. 1 and consists of a $0.5 \mu\text{m}$ undoped $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ buffer layer, a bottom Si δ -doping, a 4 nm undoped $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ layer, a 2 nm undoped $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ layer, a 10 nm undoped and strained $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ channel layer, a $2\text{--}4 \text{ nm}$ undoped $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ spacer layer, an optional top Si δ -doping, a $2\text{--}4 \text{ nm}$ undoped $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ barrier layer, and an amorphous $\text{Ga}_2\text{O}_3/(\text{Gd}_x\text{Ga}_{1-x})_2\text{O}_3$ ($x \cong 0.6$) dielectric stack with a Ga_2O_3 template layer thickness of 1 nm and a total nominal thickness of 20 nm [5]. Epitaxial layer composition has been determined in-situ using RHEED oscillations and ex situ using high resolution X-

20 nm Dielectric Stack	
2-4 nm $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ Barrier	Top Si δ -doping
2-4 nm $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ Spacer	
10 nm $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$	
2 nm $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$	
4 nm $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$	Bottom Si δ -doping
$\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ Buffer Layer	
InP SI Substrate	

Fig. 1. InP based device layer structure with strained $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ channel and high- κ dielectric. The δ -doped layers are indicated by dashed lines.

ray diffraction techniques; $(\text{Gd}_x\text{Ga}_{1-x})_2\text{O}_3$ composition has been verified by Rutherford backscattering spectroscopy.

Electron transport properties including sheet resistivity ρ , sheet carrier concentration n_s , and electron mobility μ have been measured in the dark by a non-contact measurement method using the Leighton Electronics Model 1610 Non-destructive Mobility Measurement System. Further details about the non-contact transport method can be found in [8]. The Hall technique bypasses issues such as channel resistance, gate leakage current, and contact resistance which need to be taken into account when using the drain current in the linear region of a FET to determine mobility [9]; issues which cannot be adequately addressed for a new technology in its infancy within the scope of this letter.

3. Results and discussion

Fig. 2 shows the measured channel electron mobility μ and sheet resistivity ρ as a function of the sheet carrier concentration n_s in the channel with the bottom/top silicon δ -doping concentrations (in units of 10^{12} cm^{-2}) and the spacer layer thickness as parameters. The variations in sheet carrier concentration are accomplished by adjusting the bottom and/or top silicon δ -doping concentrations. For single-side doped (SSD) device structures, the bottom δ -doping concentration is varied in between $1.5\text{--}3 \times 10^{12} \text{ cm}^{-2}$ with the top δ -doping concentration being 0, while the top δ -doping concentration is also varied ($1.5\text{--}4.8 \times 10^{12} \text{ cm}^{-2}$) for the double-side doped (DSD) device structure. The highest electron mobility of $12,033 \text{ cm}^2/\text{Vs}$ is measured in a SSD device structure with n_s of $2.5 \times 10^{12} \text{ cm}^{-2}$; the highest sheet carrier concentration $n_s = 6 \times 10^{12} \text{ cm}^{-2}$ is obtained in a DSD device struc-




Fig. 2. Measured channel electron mobility μ and sheet resistivity ρ as a function of the sheet carrier concentration n_s in the channel with the bottom/top silicon δ -doping concentrations (in units of 10^{12} cm^{-2}) and the spacer layer thickness as parameters. Data for both single-side doped (SSD, triangle) and double-side doped (DSD, square and diamond) device structures are shown.

ture with $\mu = 7,042 \text{ cm}^2/\text{Vs}$. As expected, mobilities in DSD device structures improve when the spacer layer thickness is increased from 2 nm (square) to 4 nm (diamond). The decrease in mobility with increasing n_s is attributed to remote ionized impurity scattering and population of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ spacer layer. The sheet resistivity ρ ranges in between 233 and 136 Ω/sq . and is decreasing with increasing n_s .

In a further experiment, the gate dielectric layer was completely removed on one of the above reported device structures using wet chemical etching. The sheet resistivity increased from 136 to 3870 Ω/sq . indicating a dramatic degradation in sheet carrier concentration and/or mobility after gate oxide removal. Mobility and sheet carrier concentration were not separately determined after oxide removal.

4. Summary

Strained $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ channel layers for use in high- κ dielectric NMOSFETs have been fabricated on InP substrate. The record electron mobilities of 12,033 and 7,042 cm^2/Vs for n_s of 2.5×10^{12} and $6 \times 10^{12} \text{ cm}^{-2}$, respectively, exceed the previously reported [8] highest numbers for NMOSFETs by about a factor 2 and constitute yet another step towards MOSFET circuits designed for very low power operation. The increase in electron mobility is mainly attributed to the higher In mole fraction in the channel.

Acknowledgements

The authors would like to thank N. England and L. Adams for MBE wafer growth and wafer processing,

respectively. The support of the Physical Analysis Laboratories, in particular by R. Gregory, M. Kottke, and B. Xie is acknowledged. Non-contact transport measurements were performed by D. Nguyen of Leighton Electronics. Finally, the authors would like to acknowledge support by K. Johnson, M. Miller, and P. Maniar (Motorola).

References

- [1] Chau R. Benchmarking nanotechnology for high-performance and low-power transistor applications. In: Proceedings of the 4th IEEE conference on nanotechnology, 2004. p. 3–6.
- [2] Ashley T, Barnes AR, Buckle L, Datta S, Dean AB, Emeny MT. Novel InSb-based quantum well transistors for ultra-high speed, low power logic applications. In: 7th International conference on solid-state and integrated-circuit technology, 2004. p. P2253–P56.
- [3] Nguyen C, Brar B, Bolognesi CR, Pekarik JJ, Kroemer H, English JH. Growth of InAs–AlSb quantum wells having both high mobilities and high concentrations. *J Electron Mater* 1993;22:255–8.
- [4] Rajagopalan K, Abrokwhah J, Droopad R, Passlack M. Enhancement mode GaAs *n*-Channel MOSFET, *IEEE Electron Dev Lett*, submitted for publication.
- [5] Passlack M. Development methodology for high- κ gate dielectrics on III–V semiconductors: $\text{Gd}_x\text{Ga}_{0.4-x}\text{O}_{0.6}/\text{Ga}_2\text{O}_3$ dielectric stacks on GaAs. *J Vac Sci Technol B* 2005;23:1773–81.
- [6] Hale M, Yi SI, Sexton JZ, Kummel AC, Passlack M. Scanning tunneling microscopy and spectroscopy of gallium oxide deposition and oxidation on $\text{GaAs}(001)\text{-c}(2 \times 8)/(2 \times 4)$. *J Chem Phys* 2003;119:6719–28.
- [7] Passlack M, Hartin O, Ray M, Medendorp N. US Patent 6,963,090, November 8, 2005.
- [8] Passlack M, Droopad R, Rajagopalan K, Abrokwhah J, Gregory R, Nguyen D. High mobility NMOSFET structure with high- κ dielectric. *IEEE Electron Dev Lett* 2005;26:713–5.
- [9] Zhu W, Han J-P, Ma TP. Mobility measurement and degradation mechanism of MOSFETs made with ultrathin high- κ dielectrics. *IEEE Trans Electron Dev* 2004;51:98–105.